Note that for the this is required as the base address can’t be correctly probed. This can be done by using an external frame buffer, or incorporating the framebuffer at the top of video ram depending on the particular implementation. With this option all of the graphics are rendered into a copy of the framebuffer that is keep in the main memory of the computer, and the screen is updated from this copy. By default it is assumed that there are 6 significant bits in the RGB representation of the colours in 4bpp and above. This sets the physical memory base address of the linear framebuffer. Most of the Chips and Technologies chipsets are supported by this driver to some degree.

Uploader: Voodookus
Date Added: 9 December 2013
File Size: 69.13 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 21903
Price: Free* [*Free Regsitration Required]

A general problem with the server that can manifested in many way such as drawing errors, wavy screens, etc is related to the programmable clock.

Information for Chips and Technologies Users

As mentioned before, try disabling this option. This is the first chip of the ctxx series to support fully programmable clocks. When the size of the mode used is less than the panel size, the default behaviour of the server is to stretch the mode in an attempt to fill the screen.

If you exceed the maximum set by the memory clock, you’ll get corruption on the screen during graphics operations, as you will be starving the HW BitBlt engine of clock cycles. The formula to determine the maximum usable dotclock on the HiQV series of chips is. Now the maximum memory clock is just the maximum supported by the video processor, not the maximum supported by the video memory. This also gives more memory bandwidth for use in the drawing operations.


For other screen drawing related problems, try the ” NoAccel ” or one of the XAA acceleration options discussed above. Horizontal waving or jittering of the whole screen, continuously independent from drawing operations.

Chips and Technologies drivers – Chips and Technologies Video Drivers

If you find you truly can’t technologles the mode you are after with the default clock limitations, look at the options ” DacSpeed ” and ” SetMClk “. It is possible to turn the linear addressing off with this option. The exception is for depths of 1 or 4bpp where linear addressing technoloties turned off by default. Using this option the mode can be centered in the screen.

This is correct for most modes, but can cause some problems. The reason for this is that the manufacturer has used the panel timings to get a standard EGA mode to work on flat panel, and these same timings don’t work for an SVGA mode.

For this reason it is recommended to use one technolofies the programs that automatically generate xorg. So the value actually used for tecnhologies memory clock might be significantly less than this maximum value. Legal values for this key are depth dependent. Except for the HiQV chipsets, it is impossible for the server to read the value of the currently used frequency for the text console when using programmable clocks.

Try deleting theses options from xorg. Hi-Color and True-Color modes are implemented in the server.


There has been much confusion about exactly what the clock limitations of the Chips and Technologies chipsets are. You can use the ” Technolovies ” option in your xorg. So using this option on a xx chipset forces them to use MMIO for all communications. You have been warned! In general there are two factors determining the maximum dotclock.

Information for Chips and Technologies Users

When the chipset is capable of linear addressing and it has been turned off by default, this option can be used to turn it back on. This is a small and long-standing bug in the current server. If the colours seem darker than they should be, perhaps your ramdac is has technologiies significant bits.

There are therefore a wide variety of possible forms for all options. However, as the driver does not prevent you from using a mode that will exceed the memory bandwidth of thebut a warning like. The HiQV series of chips have three programmable clocks.

There is no facility in the current Xservers to specify these values, and so the server attempts to read the panel size from the chip.

The total memory requirements in this mode of operation is therefore similar to a 24bpp mode. Firstly, the ct chipset must be installed on a PCI bus.